Метод підвищення продуктивності роботи мереж на кристалі на основі рівномірного завантаження її сегментів

1. Dally W., Towles B. Route packets, not wires: on-chip interconnection networks // Proceedings of the 38th annual Design Automation Conference. – Las Vegas, USA, June 2001. – P. 684–689. 2. Gebali F., Elmiligi H., Watheq El-Kharashi M. Networks-on-Chip: Theory and Practice.– Boca Raton (USA): CRC Press/Taylor and Francis Group LLC, 2009. – 307 p. 3. Bjerregaard T., Mahadevan S. A survey of research and practices of Network-on-chip // ACM Com-puting Surveys. – 2006. – Vol. 38, 51. – P. 1–51. 4. Brebner G., Levi D. Networking on Chip with Platform FPGAs // Proceedings on Field-Programmable Technology (FPT) IEEE International Conference. – December 2003. – P. 13–20. 5. Janarthanan A. Networks-on-Chip based high performance communication architectures for FPGA’s. – University of Cincinnati. Division of Research and Advanced Studies. – Cincinnati, USA, 2008. – 143 p. 6. http://www.lessons-tva.info/edu/telecom-loc/m1t4_3loc.html 7. Vincenzo R., Atienza D. A Reconfigurable Network-on-Chip Architecture for Optimal Multi Processor SoC Communication // 16th IFIP/IEEE International Conference on Very Large Scale Integration (October 2008). – Rhodes, Greece. – P. 321–326.