Parallel Ordered-Access Machine Computational Model and Architecture

: pp. 93 - 101
Accepted: December 28, 2016
Lviv Polytechnic National University, The John Paul II Catholic University of Lublin

The article presents the new computational model which we name the parallel ordered-access machine because of its base – the parallel ordered-access memory. It also describes the computer architecture which implements proposed computational model and owing to this does not have such a limitation as the memory wall and provides parallel conflict-free memory access. The efficiency of the proposed ordered-access machine computational model is evaluated and an example of its implementation is presented.

[1] Hennessy J. L., and Patterson D. A., Computer Architecture: A Quantitative Approach, 5th ed., Boston, MA: Morgan Kaufmann Publishers, 2011.

[2] Stallings, W., Computer Organization and Architecture, 5th ed., NY: Macmillan Publishing Company, New York, 2000.

[3] Tanenbaum, A., Structured Computer Organization, 6th ed., Todd Austin. Year: 2012. Pages: 801. Publisher: Pearson.

[4] Melnyk A. O. Computer architecture. Lutsk regional printing. Lutsk. 2008.

[5] Hamacher, V. C., Vranesic, Z. G., and Zaky, S. G., Computer organization, McGraw-Hill Higher Education, 1995.

[6] Goyal, A. and Agerwala, T., Performance analysis of future shared storage systems, IBM Journal of Research and Development, Vol. 28, No. 1, 1984, pp. 95-107.

[7] El-Rewini, H. and Abd-El-Barr, M., Advanced computer architecture and parallel processing, John Wiley, 2005.

[8] Hwang, K. and Briggs, F. A., Computer Architecture and Parallel Processing, McGraw-Hill, 1984.

[9] Ibbett, R. N. and Topham, N. P., Architecture of High Performance Computers II, Springer-Verlag, 1989.

[10] Lewis, T. G. and El-Rewini, H., Introduction to Parallel Computing, Prentice-Hall, 1992.

[11] Moldovan, D., Parallel Processing, from Applications to Systems, Morgan Kaufmann Publishers, 1993.

[12] Patterson, D.A., and Hennessy, J.L. Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufmann Publishers, 4th Edition, Inc.2005.

[13] Georg Hager, Gerhard Wellein. Introduction to High Performance Computing for Scientists and Engineers. CRC Pres, 2011.

[14] Wilkinson, B., Computer Architecture: Design and Performance, 2nd ed., Prentice-Hall, 1996.

[15] Agervala, T. and Arvind, Data Flow Systems, Computer, Vol. 15, No. 2, Feb, 1982, pp. 10-13.

[16] Gajski, D. D., Padua, D. A., Kuck, D. J., and Kuhn, R., A Second Opinion on Data Flow Machines and Languages, Computer, Vol. 15, No. 2, Feb, 1982, pp. 58-69.

[17] Gurd, J. andWatson, I., A Practical Data Flow Computer, Computer, Vol. 15, No. 2, Feb, 1982, pp. 51-57.

[18] Le Guernic, P., Benveniste, A., Bournai, P., and Gautier, T., SIGNAL - A Data Flow-Oriented Language for Signal Processing, IEEE Trans. on Acoustics, Speech, and Signal Processing, Vol. ASSP-34, No. 2, April, 1986, pp. 362-374.

[19] Hartimo, I., Kronlof, K., Simula, O., and Skytta, J., DFSP: A Data Flow Signal Processor, IEEE Trans. on Computer, Vol. C-35, No. 1, Jan, 1986, pp. 23-33.

[20] O. Flygt. Computer Architecture. Computational Models.

[21] Schoeberl, M., Design and Implementation of an Efficient Stack Machine. In Proceedings of the 12th IEEE Reconfigurable Architecture Workshop, RAW 2005, Denver, Colorado, USA, April, 2005.

[22] Koopman, P. J., Stack computers: the new wave, Halsted Press, 1989.

[23] Bulman, D. M., Stack computers: an introduction, Computer, Vol. 10, No. 5, 1977, pp. 14-16.

[24] Batcher, K., Staran Parallel Processor System Hardware, Proc. National Computer Cont. AFIPS., 1974, pp. 405-410.

[25] Stormon, C. e. a., A General-purpose CMOS Associative Processor IC and System. IEEE Micro, Vol. 12, No. 6, Dec, 1992, pp. 68-78.

[26] Potter, J., Associative Computing - A Programming Paradigm for Massively Parallel Computers, N.Y.: Plenum Publishing, 1992.

[27] Burks, A. W., Goldstine, H. H., and von Neumann, J., Preliminary discussion of the logical design of an electronic computing instrument, Tech. Rep. Report Prepared for U. S. Army Ord. Dept. under Contract W-36-034-ORD-7481, 1946.

[28] McCartney, S., ENIAC: The Triumphs and Tragedies of the World's First Computer, New York: Walker and Company, 1999.

[29] Blaauw, G. and Brooks, F., Computer Architecture: Concepts and Evolution. Reading, MA: Addison-Wesley, 1997.

[30] Ceruzzi, P. E., A History of Modern Computing, MA: MIT Press, Cambridge, 1998.

[31] Cortada, J. W., Historical Dictionary of Data Processing, Volume 1: Biographies; Volume 2: Organization, Volume 3: Technology., CT: Greenwood Press, Westport, 1987.

[32] Augarten, S., Bit by Bit: An Illustrated History of Computers, London: Unwin Paperbacks, 1985.

[33] Mollenho, C. R., Atanasoff: The Forgotten Father of the Computer, IA: Iowa State University Press, Ames, 1988.

[34] Polachek, H., Before the ENIAC. IEEE Annals of the History of Computing, Vol. 19, No. 2, June, 1997, pp. 25-30.

[35] Wilkes, M. V., Wheeler, D. J., and Gill, S. The Preparation of Programs for an Electronic Digital Computer, Addison-Wesley, Cambridge, 1951.

[36] Melnyk A. O. Computer Memory with Parallel Conflict-Free Sorting Network-Based Ordered Data Access. Recent Patents on Computer Science, 2015, Vol. 8(1), pp. 67-77.

[37] Melnyk A. O. Ordered-Access Memory. Lviv Polytechnic National University Publishing. 2014.

[38] Melnyk А. O., Іаkоvlіeva I. D. OCA - Graphical System for Algorithm Structure Analysis and Processing. Korea Academia-Industrial Cooperation Society (KAIS): Smart Computing Review, Vol. 2. - No. 2. April-2012. - Р. 171-184.

[39] Szeliski R. Computer Vision: Algorithms and Applications. Springer, 2011