In this paper, is developed VHDL-AMS model for capacitive microaccelerometer of IDT construction for design on schematic level. Presented analysis results of the developed model.
1. Волович А., Волович Г. Интегральные акселерометры // Компоненты и технологии. – 2000. 2. Gary K. Fedder, A Vision of Structured CAD for MEMS, Carnegie Mellon University, Pittsbug, 2000. 3. Structured Desugn Methods for MEMS, Final Report, California Institute of Technology, 1995. 4. http://www.wikipedia.org/VHDL/ 5. Varadan V.K. and Varadan V.V., Microelectro- mechanical Systems (MEMS), 2000. 6. Bernhard E. Boser, Capacitive Interfaces for Monolithic Integrated Sensors, Chapter in “RF Analog-to-Digital Converters; Sensor and Actuator Interfaces; Low-Noise Oscillators, PLLs and Synthesizers”, Kluwer Academic Publishers, November 1997. 7. Jacob W. Zechmann, Investigation of a Noise-Shaping Accelerometer Interface Circuit for Two-Chip Implementation, Master of Science Thesis, Oregon State University, 2005. 8. Teslyuk V., Zagaryuk R., Pereyma M. Mathematical Model of The Capacitive Accelerometer // Proc of the VIII-th Intern. Conf. on The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM’2005). – Lviv – Polyana, Ukraine, 2005. – P. 525–526. 9. Teslyuk V., Zaharyuk R., Chura I., Karkulyovskyy V. Modeling Of Capacitive Accelerometer // Proc. of the 1st Inter. Conf. of Young Scientists “Perspective Technologies and Methods in MEMS Design” (MEMSTECH 2005). – Lviv–Polyana, Ukraine, 2005. – P. 52–53. 10. Teslyuk V., Zaharyuk R. Model of Capacitive Microaccelerometer // Proc. of the 2nd Inter. Conf. of Young Scientists “Perspective Technologies and Methods in MEMS Design” (MEMSTECH 2006). – Lviv–Polyana, Ukraine, 2006. – P. 86.