The article gives an overview of FPGA partial reconfiguration approach and shows the mechanism of its realization. Based on the summarizing and complementing of the existing methodological and design recommendations, a methodological basics of computer devices design for the partially reconfigurable FPGAs is formulated. The design features of the computer devices with undetermined reconfigurable modules are highlighted.
1. Scott Hauck, André DeHon. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation / Morgan Kaufmann, 2008. – 944 p. 2. Мельник А. О. Персональні суперкомп’ютери: архітектура, проектування, застосування: монографія / А. О. Мельник, В. А. Мельник. – Львів: Видавництво Львівської політехніки, 2013. – 516 с. 3. Дунець Р. Б. Проблеми побудови частково реконфігурованих систем на ПЛІС / Р. Б. Дунець, Д. Я. Тиханський // Радіоелектронні і комп’ютерні системи. – 2010. – № 7 (48). – C. 200–204. 4. Мельник А.. Технологія проектування ядер комп’ютерних пристроїв / А. Мельник, В. Мельник // Вісник Національного університету “Львівська політехніка” “Комп’ютерні системи та мережі”. – 2002. – № 463. – С. 3–9. 5. Wang Lie, Wu Feng-yan. Dynamic Partial Reconfiguration in FPGAs // Intelligent Information Technology Application, 2009. IITA 2009. Third International Symposium on, vol. 2. – P. 445–448, 21–22 Nov. 2009. 6. Vivado Design Suite User Guide. Partial Reconfiguration. UG909 (v2015.2) June 24, 2015. [Електронний ресурс]. – Режим доступу: http://www.xilinx.com/support/documentation/sw_manuals/ xilinx2015_2/ug909-vivado-partial-reconfiguration.pdf. 7. McDonald E. J. Runtime FPGA Partial Reconfiguration. Aerospace Conference, 2008 IEEE, Los Angeles, 2008. – P. 1–7. 8. Iturbe X., Benkrid K., Arslan T., Torrego R. and Martinez I. Methods and mechanisms for hardware multitasking: executing and synchronizing fully relocatable hardware tasks in Xilinx FPGAs // in Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL '11). – P. 295–300, September 2011. 9. Kalte H. and Porrmann M. Context Saving and Restoring for Multitasking in Reconfigurable Systems // Proc. of the International Conference on Field Programmable Logic and Applications. – 2005. – P. 223–228. 10. Brebner G. J. A Virtual Hardware Operating System for the Xilinx XC6200 // Proc. of the International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 1996. 11. Brebner G. The swappable logic unit: a paradigm for virtual hardware // In K. L. Pocek and J. M. Arnold, editors, The 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’97). – P. 77–86, Los Alamitos, CA, Apr. 1997. IEEE Computer Society Press. 12. Partial Reconfiguration Tutorial. PlanAhead Design Tool. UG743 (v14.1) May 8, 2012. [Електронний ресурс]. – Режим доступу: http://www.xilinx.com/support/documentation/sw_manuals/ xilinx14_2/PlanAhead_Tutorial_Partial_Reconfiguration.pdf. 13. Sohanghpurwala A., Athanas P., Frangieh T. and Wood A. OpenPR: An Open-Source Partial-Reconfiguration Toolkit for Xilinx FPGAs // In Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), 2011 IEEE International Symposium on, May 2011. – P. 228–235. 14. Beckhoff C., Koch D. and Torresen J. GoAhead: A Partial Reconfiguration Framework // In Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium, Toronto, Canada, 29.04.2012–1.05.2012. – P. 37–44. 15. Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs. July 2010, Altera Corporation. [Електронний ресурс]. – Режим доступу: https://www.altera.com/content/ dam/altera-www/global/en_US/pdfs/literature/wp/wp-01137-stxv-dynamic-partial-reconfig.pdf. 16. Virtex- 4 Configuration Guide, Xilinx,Inc. [Електронний ресурс]. – Режим доступу: http://www.xilinx.com/ support/documentation/user_guides/ug071.pdf. 17. Sedcole P., Blodget B., Becker T., Anderson J. and Lysaght P. Modular dynamic reconfiguration in Virtex FPGAs // IEE Proceedings Computers and Digital Techniques, 153(3):157–164, 2006. 18. UltraScale Architecture. [Електронний ресурс]. – Режим доступу: http://www.xilinx.com/products/technology/ultrascale.html. 19. Floorplanning Methodology Guide. UG633 (v14.5) April 10, 2013. [Електронний ресурс]. – Режим доступу: http://www.xilinx.com/ support/documentation/sw_manuals/xilinx14_7/Floorplanning_Methodology_Guide.pdf. 20. Vipin K., Fahmy S. A. Efficient Region Allocation for Adaptive Partial Recon – figuration // Proc. of IEEE International Conference on Field Programmable Technology (FPT), New Delhi, 2011. 21. Vipin K., Fahmy S. A. An Approach to a Fully Automated Partial Reconfiguration Design Flow // FieldProgrammable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on. – P. 231–231. 22. Conger C., Hymel R., Rewak M., George A. D. and Lam H. FPGA design framework for dynamic partial reconfiguration // In Proceedings of Reconfigurable Architectures Workshop (RAW), 2008. 23. AMBA Specification (Rev 2.0). ARM Limited, 1999. – 230 p. 24. Wade D. Peterson, Silicore Corporation. Specification for the WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. Revision: B.3, Released: September 7, 2002. – 140 p. 25. Milica Mitić and Mile Stojčv. A Survey of Three System-on-Chip Buses: AMBA, CoreConnect and Wishbone // ICEST 2006