Метод підвищення ефективності частково реконфігурованої системи

1. Afratis P., Sotiriades E., Chrysos G., Fytraki S. and Pnevmatikatos D. A Rate-based Prefiltering Approach to BLAST Acceleration, in Proceedings of the International Conference on Field Programmable Logic and Applications , 2008. 2. Papademetriou K., Dollas A. and Sotiropoulos S. Low Cost Real-Time 2-D Motion Detection based on Reconfigurable Computing // IEEE Transactions on Instrumentation and Measurement, vol. 55, no. 6, pp. 2234–2243, Dec. 2006. 3. Compton K. and Hauck S. Reconfigurable Computing: A Survey of Systems and Software // ACM Computing Surveys ,vol. 34, no. 2, pp. 171–210, June 2002. 4. Xilinx Inc. Press Release: ISR and Xilinx Roll Out Ready-to-Wear SDR. Xilinx Inc., San Jose, CA., 2006, www.fpga journal.com. 5. Programmable Logic Design Line. Xilinx honored for enabling technology in the ALICE experiment at CERN. Xilinx Inc., San Jose, CA., 2008, http://www.pldesignline.com/news/207101017. 6. Kachris C. and Vassiliadis S. Performance Evaluation of an Adaptive FPGA for Network applications in Proceedings of the 17th IEEE International Workshop on Rapid System Prototyping, 2006. 7. Li Z. Configuration Management Techniques for Reconfigurable Computing // PhD thesis, Northwestern University, 2002. 8. Papadimitriou K. and Dollas A. Performance Evaluation of a Preloading Model in Dynamically Reconfigurable Processors // in Proceedings of the International Conference on Field Programmable Logic and Applications , August 2006, pp. 901–904. 9. Дунець Р.Б. Проблеми побудови частково реконфігурованих систем на ПЛІС / Р.Б. Дунець, Д.Я. Тиханський // Радіоелектронні і комп’ютерні системи. – № 7(48). – 2010, С. 200–204. [10] Xilinx Inc. Virtex-5 FPGA Configuration User Guide. Datasheet. UG191 (v3.9.1) August 20, 2010” 2010. 11. IBM, http://www.chips.ibm.com/products/coreconnect, 2007. 12. Xilinx Inc. Difference Based Partial Reconfiguration. XAPP290 (v2.0) December 3, 2007” 2007. 13. Xilinx Inc. Partial Reconfiguration User Guide Datasheet. UG702 (v13.1) March 1, 2011” 2011. 14. Дунець Р.Б. Дослідження часткової реконфігурації ПЛІС / Р.Б. Дунець, Д.Я. Тиханський // Радіоелектронні і комп’ютерні системи. – № 6(40). – 2009, С. 24–-244. 15. McGregor G. and Lysaght P. Self Controlling Dynamic Reconfiguration: A Case Study, in Proceedings of the International Conference on Field Programmable Logic and Applications, 1999. 16. McKay N. and Singh S. Debugging Techniques for Dynamically Reconfigurable Hardware, in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 1999. 17. Tan H., DeMara R.F., Thakkar A.J., Ejnioui A. and Sattler J.D. Complexity and Performance Evaluation of Two Partial Reconfiguration Interfaces on FPGAs: a Case Study, in Proceedings of the ERSA, 2006. 18. Xilinx Inc., http://www.xilinx.com/tools/cspro.htm, 2011. 19. Hymel R., George A.F. and Lam H. Evaluating Partial Reconfiguration for Embedded FPGA Applications Interfaces, in Proceedings of the High Performance Embedded Computing Workshop, 2007. 20. Blodget B., James-Roxby P., Keller E., McMillan S. and Sundararajan P. A Self-reconfiguring Platform, in Proceedings of the International Conference on Field Programmable Logic and Applications, 2003, pp. 565–574. 21. Xilinx Inc., http://www.xilinx.com/products/boards-and-kits/HW-V5-ML507-UNI-G.htm, 2011. 22. MacBeth J. and Lysaght P. Dynamically Reconfigurable Cores, in Proceedings of the International Workshop on Field Programmable Logic and Applications, 2001.