Tasks Scaling with Chameleon© C2HDL Design Tool in Self-Configurable Computer Systems Based on Partially Reconfigurable FPGAs

2016;
: pp. 34 - 44
Автори: 
Anatoliy Melnyk, Viktor Melnyk, Liubomyr Tsyhylyk

The FPGA-based accelerators and reconfigurable computer systems based on them require designing the application-specific processor soft-cores and are effective for certain classes of problems only, for which application-specific processor soft-cores were previously developed. In Self-Configurable FPGA-based Computer Systems the problem of designing the application-specific processor soft-cores is solved with use of the C2HDL tools, allowing them to be generated automatically. In this paper, we study the questions of the self-configurable computer systems efficiency increasing with use of the partially reconfigurable FPGAs and Chameleon© C2HDL design tool. One of the features of the Chameleon© C2HDL design tool is its ability to generate a number of applicationspecific processor soft-cores executing the same algorithm that differ by the amount of FPGA resources required for their implementation. If the self-configurable computer systems are based on partially reconfigurable FPGAs, this feature allows them to acquire in every moment of its operation such a configuration that will provide an optimal use of its reconfigurable logic at a given level of hardware multitasking.

  1. Melnyk, A., Melnyk, V., "Self-Configurable FPGA-Based Computer Systems" Advances in Electrical and Computer Engineering, vol. 13, no. 2, pp. 33-38, 2013, doi:10.4316/ AECE.2013.02005. [Online]. Available: http://www.aece.ro/ abstractplus.php?year=2013&number=2&article=5
    https://doi.org/10.4316/AECE.2013.02005
  2. E.J.McDonald, Runtime FPGA Partial Reconfiguration. Aerospace Conference, 2008 IEEE, Los Angeles, 2008, pp. 1-7.
    https://doi.org/10.1109/AERO.2008.4526368
  3. X. Iturbe, K. Benkrid, T. Arslan, R. Torrego, and I. Martinez, "Methods and mechanisms for hardware multitasking: executing and synchronizing fully relocatable hardware tasks in Xilinx FPGAs" inProceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL '11), pp. 295-300, September 2011.
    https://doi.org/10.1109/FPL.2011.60
  4. H. Kalte and M. Porrmann, Context Saving and Restoring for Multitasking in Reconfigurable Systems, Proc. of the International Conference on FieldProgrammable Logic and Applications, pp. 223-228, 2005.
  5. A. Melnyk, V. Melnyk. "Personal Supercomputers: Architecture, Design, Application". Lviv Politechnic National University Publishing. - 2013. - 516 pp.
  6. Chameleon - the System-Level Design Solution. [Online]. Available: http://intron-innovations.com/?p=sld_chame.
  7. G. J. Brebner, A Virtual Hardware Operating System for the Xilinx XC6200. Proc. of the International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 1996.
    https://doi.org/10.1007/3-540-61730-2_35
  8. G. Brebner. The swappable logic unit: a paradigm for virtual hardware. In K. L. Pocek and J. M. Arnold, editors, The 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'97), pages 77-86, Los Alamitos, CA, Apr. 1997. IEEE Computer Society Press.
  9. Virtex-4 Configuration Guide, Xilinx, Inc. http://wwwxilinx.com/support/documentation/user_guides/ug071.pdf
  10. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght. Modular dynamic reconfiguration in Virtex FPGAs. IEE Proceedings Computers and Digital Techniques, 153(3):157-164, 2006.
    https://doi.org/10.1049/ip-cdt:20050176
  11. Vivado Design Suite User Guide. Partial Reconfiguration. UG909 (v2015.2) June 24, 2015. Online. Available: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_2/ug909-vivado-partial-reconfiguration.pdf
  12. UltraScale Architecture. Online. Available: http://wwwxilinx.com/products/technology/ultrascale.html
  13. Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs. July 2010, Altera Corporation. Online. Available: https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-01137-stxv-dynamic-partial-reconFig. pdf.
  14. Melnyk, A., Salo, A., Klymenko, V., Tsyhylyk, L. "Chameleon - system for specialized processors high-level synthesis", Scientific-technical magazine of National Aerospace University "KhAI", Kharkiv, 2009. Nо. 5, P. 189-195.