1. CSN
  2. All Volumes and Issues
  3. Number 857, 2016
  4. Organization basics and timing characteristics of the multiprocessor self-configurable computer systems

Organization basics and timing characteristics of the multiprocessor self-configurable computer systems

CSN.
2016;
, Number 857
: pp. 53 - 64
https://doi.org/10.23939/csn2016.857.053
Authors:
  1. Viktor Melnyk
1
Lviv Polytechnic National University, Department of Information Technology Security

The principles of design and operation of the multiprocessor self-configurabre FPGAbased computer systems are proposed in the article. The method of information processing and the structure of such system are developed. Its timing characteristics are explored. The conditions are determined necessary to achieve the high performance by the multiprocessor self-configurable computer system, and the approaches to implement these conditions are analyzed.

multiprocessor self-configurable computer system
field programmable gate arrays
high performance computing
reconfigurable computing
reconfigurable logic
  1. Melnyk, A., Melnik, V., "Self-Configurable FPGA-Based Computer Systems," Advances in Electrical and Computer Engineering, Vol. 13, no. 2, pp. 33-38, 2013, doi: 10.4316 / AECE.2013.02005. [Online]. Available at: http://www.aece.ro/abstractplus.php?year=2013&number=2&article=5.
  2. V. Melnyk, V. Stepanov, Z. Sarayrekh. Distribution system of computing load between host computer and self-configurable accelerator // Scientific Bulletin of Chernivtsi University. Computer systems and components. - Chernivtsi: Chernivtsi National University named after Yuri Fedkovich. 2012. T. 3. Vip. 1. P.6-16.
  3. A Proven EDA Solutions Provider makes all the difference. [Online]. Available at: http://www.aldec.com/en.
  4. Xilinx Core Generator. Xilinx Inc. [Online]. Available: http://www.xilinx.com/ise/products/coregen_overview.pdf - 2005.
  5. A. Melnyk, V. Melnik. Organization of libraries of nuclear standardized and custom computer devices for high-performance reconfigurable accelerators // IV All-Ukrainian Scientific and Practical Conference "Computer Technologies: Science and Education", Ukraine, Lutsk, October 9-11, 2009, Lutsk Development Institute Man of the University of Ukraine, p.113-117.
  6. Genest, G. "Programming and FPGA-based Super Computer Using a C-to-VHDL Compiler: DIME-C", Adaptive Hardware and Systems, 2007. AHS 2007. Second NASA / ESA Conference, August 5-8. 2007. - P. 280 - 286.
  7. Chameleon - The System-Level Design Solution. [Online]. Available: http://intron-innovations.com/?p=sld_chame.
  8. ANSI-C to VHDL Compiler. [Online]. Available at: http://www.nallatech.com/FPGA-Development-Tools/dimetalk.html.
  9. Melnyk A.O. Personal Supercomputers: Architecture, Design, Application: Monograph / A.O. Melnyk, V.A. Miller. - Lviv: Lviv Polytechnic Publishing House, 2013. - 516 pp.
  10. Melnyk V.A. Advanced format of executable file for self-configurable computer systems / В.А. Melnyk, A.Yu. Cat // Proceedings of the V-th All-Ukrainian Scientific and Practical Conference "Problems of Informatics and Computer Technology" (PIKT-2016). - Chernivtsi, 2016 - P. 186-187.
  11. Par4All tool, http://www.par4all.org/
  12. Pluto tool, http://pluto-compiler.sourceforge.net/
  13. Anna Beletska, Wlodzimierz Bielecki, Albert Cohen, Marek Palkowski, Krzysztof Siedlecki. "Coarse-grained loop parallelization: Iteration Space Slicing vs. Affine Transformations". Parallel Computing, Volume 37, Issue 8, August 2011, Pages 479-497.
  14. Chirag Dave, Hansang Bae, Seung-Jai Min, Seyong Lee, Rudolf Eigenmann, and Samuel Midkiff, "Cetus: A Source-to-Source Compiler for Infrastructure for Multicores." Computer, vol. 42, no 12, pp. 36-42, December 2009.
  15. P. Randive A. Athavale and A. Kambale. Automatic parallelization of sequential codes using s2p tool and benchmarking of generated parallel codes. http://www.kpitcummins.com/downloads/research/papers-automatic-paralleli....
  16. Relogix Assembler-to-C translator. [Online]. Available at http://www.microapl.co.uk/asm2c/.
  17. Melnyk A.O. Chameleon - system of high-level synthesis of specialized processors / A.O. Melnik, AM Salo, V. Klimenko, L. Tsigilik, A. Yurchuk // Scientific and Technical Journal of the National Aerospace University named after. M.E. Zhukovsky "Kharkiv Aviation Institute", Kharkiv, 2009. -№5. - p. 189-195.
  18. Agility Compiler for SystemC. Electronic System Level Behavioral Design & Synthesis Datasheet. 2005. [Online]. Available: http://www.europractice.rl.ac.uk/vendors/agility_compiler.pdf.
  19. Handel-C Language References Manual For DK Version 4. Celoxica Limited, 2005. - 348p.
  20. C-to-FPGA Tools form Impulse Accelerated Technologies. Impulse CoDeveloper C-to-FPGA Tools. [Online]. Available: http://www.impulseaccelerated.com/products_universal.htm
  21. Foundation Series ISE 3.1i User Guide (PDF). Www.xilinx.com
  22. Clive Maxfield, EE Times. "WebPACK edition of Xilinx Vivado Design Suite now available. "Dec 20, 2012.
  23. Clive Maxfield," Latest and most Quartus II design software from Altera ", EETimes, November 7, 2011.
  24. Clive Maxfield, Altera's Quartus II design software features Qsys System Integration Tool ", EET, May 9, 2011.
  25. V. Melnyk: Self-Configurable FPGA-based Computer Systems: The Basics and Proof of Concept. Scientific-Technical Journal" Advances in Cyber-Physical Systems "Vol. 1, No. 1 2016 - pp. 37 - 47.