1. ACPS
  2. All Volumes and Issues
  3. Volume 9, Number 2, 2024
  4. Research and Design of Multibit Binary Adders on Fpga

Research and Design of Multibit Binary Adders on Fpga

ACPS.
2024;
Volume 9, Number 2
: pp. 108 - 114
Authors:
  1. Ihor Kogut
  2. Volodymyr Hryha
  3. Bohdan Dzundza
  4. Liudmyla Hryha
  5. Iryna Hatala
1
Vasyl Stefanyk Precarpathian National University
2
1Vasyl Stefanyk Precarpathian National University
3
Vasyl Stefanyk Precarpathian National University
4
Vasyl Stefanyk Precarpathian National University
5
3Wayne State University

This paper provides an analysis of the system characteristics and functional capabilities of various types of adders for the high-speed component construction of arithmetic and logical devices in modern superscalar processors. The main features of parallel prefix adders (Sklansky, Brent Kung, Kogge Stone, Ladner Fisher, Han Carlson) and tree-like structures based on incomplete binary adders have been determined in this study. The structures of typical and improved incomplete binary adders have been shown and their complexity characteristics have been calculated as well. Various architectures (structures) of multi-bit adders have been built on the basis of well-known and improved binary half-adders. Analytical expressions for calculating the hardware and time complexity of the presented multi-bit adder structures have been obtained as a result. Schematic topological modeling of the improved half-adder based on CMOS-structure has been carried out and its topology has been produced in a specialized environment. Models of multibit adders using hardware description language VHDL have been developed. Modeling and synthesis of the developed multi-bit adders on the Xilinx FPGA has been carried out. It has been established that when using the proposed improved structures of binary half-adders as part of a multi-bit adder, the hardware complexity has been reduced by 1.7 times and the computational performance was increased by 3 times.

Binary half-adder
FPGA
CMOS- structure
topology
synthesis
ALU
  1. P. Kumar, N. S. Bhandari, L. Bhargav, R. Rathi and S. C. Yadav. (2017). Design of low power and area efficient half adder using pass transistor and comparison of various performance parameters, International Conference on Computing, Communication and Automation (ICCCA), pp. 1477-1482, DOI: 10.1109/CCAA.2017.8230033.
  2. A. Anand  Kumar. (2016). Fundamentals of Digital  Cir- cuits / PHI Learning Private Limited Delhi-11009 , 4 edition, 1070 p.
  3. Andrew S. Tanenbaum. (2012). Structured  Computer Organization, Pearson, 6 Edition, 808 p.
  4. Volodymyr Hryha, Volodymyr Mandzyuk, Ihor Kohut, Andriy Pavlyshyn. (2023). Design and synthesis of multi- bit binary adders on FPGA // The 5th International Scientific-Practical Conference «Theoretical and Applied Aspects of Device Development on Microcontrollers and FPGAs», June 2023,  Kharkiv,  Ukraine. P.  32-35.  DOI: 10.35598/mcfpga.2023.010
  5. Avinash Jain, Somya Bansal, Shamim  Akhter,  Shanen Khan.   (2020).   Vedic-Based   Squaring   Circuit   Using Parallel Prefix Adders // 7 International Conference on Signal  Processing  and  Integrated  Networks,  February 2020, P. 970-974. doi:10.1109/SPIN48934.2020.9070866
  6. A. Deepa and C. N. Marimuthu. (2018) High speed VLSI architecture for squaring binary numbers using Yavadu- nam sutra and bit reduction technique, International Journal of Applied Engineering Research, vol. 13, no. 6, pp. 4471-4474, DOI: 10.35940/ijitee.B6879.129219
  7. Single-bit half-adder (2017) Patent of Ukraine. No. 11586 https://sis.nipo.gov.ua/uk/search/detail/805118/
  8. Kogut I.T., Dzundza B.S., Holota V.I., Hryha V.M., Shtun M.V., Morgun A.M., Pivnenko V.M., (2024). Features of circuit-topological design and layout simulation of the operational amplifier on CMOS structures for biomedical applications, Physics and Chemistry of Solid State. vol. 25, no. 3, pp. 553-559, DOI: 10.15330/pcss.25.3.553-559
  9. Faridi, A. Q., Sharma, S., Shukla, A., Tiwari, R., & Dhar, J. (2018). Multi-robot multi-target dynamic path planning using artificial bee colony and evolutionary programming in unknown environment. Intelligent Service Robotics, 11, 171-186. DOI: https://doi.org/10.1007/s11370-017-0244-7.
  10. Y. Nyckolaychuk, N. Vozna, A. Davletova, I. Pitukh, O. Zastavnyy, V. Hryha. (2021). Microelectronics Structures of Arithmetic Logic Unit Components // Advanced Com- puter Information Technologies. International Conference. ACIT’2021. – Deggendorf, Germany, September 2021. – P. 682-685. doi:10.1109/ACIT52158.2021.9548512
  11. Y. Nyckolaychuk, V. Hryha, N. Vozna, A. Voronych, A. Segin, P. Humennyi. (2022). High-performance coprocessors for arithmetic and logic operations of multi-bit cores for vector and scalar supercomputers // Advanced Computer Information Technologies. 12th  International  Conference. ACIT’2022.  – Spišská Kapitula, Slovakia, September 2022. – P. 410-414. doi:10.1109/ACIT54803.2022.9913198
  12. . Nykolaychuk, V.Hryha, N.Vozna, I.Pituhk, L.Hryha. (2023). High-Performance Components of Hardware Multi-Bit Specific Processors for the Addition and Multi- plication of Binary Numbers // International Scientific Journal «Computer Systems and Information Techno- logies», ChNU, №2 P. 25-32 https://doi.org/10.31891/csit- 2023-2-3
  13. Single-bit full-adder (2020) Patent of Ukraine. No. 144302. https://sis.nipo.gov.ua/uk/search/detail/1456018/
  14. Hideharu Amano. (2018). Principles and Structures of FPGAs.  Published in Springer Singapore, - 231 p.